Skip to Content

Learn RADARs and FPGA on Practice

Embedded Systems Optimization

AXI DMA with HLS

Acceleration with FPGA

Fast Fourier Transform

Cell-Averaging CFAR

Ordered-Statistic CFAR

Direct Digital Synthesizer

Deep Learning with ZU+ MPSoC

Vivado Hardware Design for Deep Learning Unit

Linux Deployment for Vitis AI enviroment

Vitis AI Library Examples

Learn RADARs and FPGA on Practice

Embedded Systems Optimization

AXI DMA with HLS

Acceleration with FPGA

Fast Fourier Transform

Cell-Averaging CFAR

Ordered-Statistic CFAR

Direct Digital Synthesizer

Deep Learning with ZU+ MPSoC

Vivado Hardware Design for Deep Learning Unit

Linux Deployment for Vitis AI enviroment

Vitis AI Library Examples

Folder: Embedded Systems Optimization

AXI DMA with HLS

Folder: Acceleration with FPGA

Fast Fourier Transform

Cell-Averaging CFAR

Ordered-Statistic CFAR

Direct Digital Synthesizer

Folder: Deep Learning with ZU+ MPSoC

Vivado Hardware Design for Deep Learning Unit

Linux Deployment for Vitis AI enviroment

Vitis AI Library Examples

Direct Digital Synthesizer (Lookup)

dsp theory Aleksei Rostov 1/3/24 dsp theory Aleksei Rostov 1/3/24

Direct Digital Synthesizer (Lookup)

Read More

About Contact Follow